Automatic Distributed-Memory Parallelization and Code Generation using the Polyhedral Framework

Uday Bondhugula
Department of Computer Science and Automation
Indian Institute of Science, Bangalore 560012

IISc-CSA-TR-2011-3

Sep 2011

Abstract

Compiling for distributed-memory parallel architectures is considered very challenging. In spite of the large amount of work done to address this problem, no practical and efficient solution currently exists.

We present new techniques for compilation of regular sequential programs for distributed-memory parallel architectures – typically, a cluster of multicore interconnected with a high performance interconnect. Compilation for distributed memory requires generation of communication code and its quality is key to scalable performance. Our framework is implemented as a source-level transformer that uses the polyhedral compiler framework, and generates parallel code with communication expressed with the Message Passing Interface (MPI) library. We are able to handle sequences of arbitrarily nested loops with affine dependences, and generated code is parametric in the number of processors and problem sizes. The proposed approach has been implemented into a tool and we report experimental results on a cluster of multicore demonstrating its effectiveness. Compared to all previous approaches, ours is a significant advance either (1) with respect to the generality of input code handled, or (2) efficiency of communication code, or both. To the best of our knowledge, this is the first work reporting end-to-end fully automatic distributed-memory parallelization and code generation for input programs and transformation techniques as general as those we allow.

1. Introduction and Motivation

Shared memory for multiple processing elements is a useful abstraction for parallel programmers. However, due to limitations in scaling shared memory to a large number of processors, the compute power of shared-memory multiprocessor systems is limited. For example, it is currently hard to find shared memory systems with more than 32 or 48 cores. To get greater processing power, multiple processing nodes are connected with a high performance interconnect such as InfiniBand or 10 Gigabit Ethernet to form a cluster. Each node has its own memory space that is not visible to other nodes. The only way to share data between nodes is by sending and receiving messages over the interconnect. The Message Passing Interface (MPI) [24] is the dominant parallel programming model used to program compute-intensive applications on such distributed-memory clusters.

Distributed memory makes parallel programming even harder from many angles. A programmer has to take care of distribution and movement of data in addition to distribution of computation. Data distribution and computation distribution are tightly coupled – changing the data distribution in a simple way often requires a complete rewrite of compute and communication code. Debugging multiple processes that send and receive messages to and from each other is also significantly more difficult. Parallelizing even simple regular loop nests for distributed memory can be very error-prone and unproductive. In addition, whenever pipelined parallelism exists, i.e., not all processors are active to start with, or when there is a significant amount of discontiguous data to be transferred to multiple nodes, which is often the case, MPI parallelization can be a nightmare. Hence, a tool that can automatically parallelize for distributed-memory parallel architectures can provide a big leap in productivity.

In this paper, we propose techniques and optimizations for automatic translation of regular sequential programs to parallel ones suitable for execution on distributed-memory machines: typically, a cluster of multicore processors. We use the polyhedral compiler framework to accomplish this in a portable and efficient manner. As a result, we are able to handle sequences of arbitrarily nested loops with regular (affine) accesses, also known as affine loop nests. We would like to emphasize that distributed-memory compilation of even this restricted class of codes is very challenging and no automatic solution exists despite decades of research. Codes such as these are common in the scientific and embedded computing domains. Our contributions over previous works are at least one or more of the following: (1) handles imperfect loop nests with affine dependences, (2) significantly lesser communication in the presence of parametric problem sizes and number of processors, and (3) fully automatic end-to-end capability for distributed-memory parallelization. Experiments conducted on a 32-node InfiniBand cluster demonstrates high speedups.

The problem of distributed memory parallelization requires a solution to several sub-problems. New techniques presented in this paper are for efficient communication code generation, i.e., when a transformed parallelized code is given as input. Hence, approaches that determine computation or data partitioning are orthogonal to it. For experimental evaluation, we coupled our proposed code generation technique with a computation partitioning-driven polyhedral parallelizer Pluto [8, 26]. Our framework is thus implemented as a source-level transformer that generates parallel code using the MPI library as its communication backend. Code we generate is parametric in the number of processors and other problem sizes, and provably correct for any number of MPI processes. Besides parallelizing for distributed memory, code we generate is also optimized for execution on all cores of each node, and for locality on each core. Targeting a portable and relatively low-level communication library like MPI allows us to benefit a wide range of architectures.

The rest of this paper is organized as follows. Section 3 discusses challenges. Section 2 provides background and notation. Section 4 and Section 5 describe our solution and optimizations. Section 6 provides experimental results. Discussion of related work is presented in Section 7 and conclusions are presented in Section 8.
2. Background and Notation

The polyhedral compiler framework is an abstraction for analysis and transformation of programs. It captures the execution of a program in a static setting by representing its instances as integer points inside parametric polyhedra. Most publicly available tools and compilers that use this framework extract such a representation from C, C++, and Fortran programs.

**Polyhedral representation of programs:** Let \( S_1, S_2, \ldots, S_n \) be the statements of the program. Each dynamic instance of a statement, \( S \), is identified by its iteration vector \( \vec{i} \) that contains values for indices of the loops surrounding \( S \), from outermost to innermost. Whenever the loop bounds are affine functions of outer loop indices and program parameters, the set of iteration vectors belonging to a statement form a convex polyhedron called its domain or index set. Let \( I_S \) be the index set of \( S \) and let its dimensionality be \( m_S \). Let \( \vec{p} \) be the vector of program parameters. Program parameters are not modified anywhere in the portion of code we are trying to model.

A function \( f \) on a domain \( I_S \) is called an affine function if it can be represented in the following form:

\[
f(\vec{i}) = \left[ a_1 \cdots a_{m_S} \right] (\vec{\vec{i}}) + c_0, \quad \vec{i} \in I_S
\]

Regular data accesses in a statement are represented as multi-dimensional affine functions of domain indices. Codes that satisfy these constraints are also known as affine loop nests.

**Polyhedral dependences:** The data dependence graph (DDG) is a directed multi-graph with each vertex representing a statement, and an edge \( e \in E \), from node \( S_i \) to \( S_j \), representing a polyhedral dependence from an instance of \( S_i \) to an instance of \( S_j \); it is characterized by a polyhedron, \( D_e \), called the dependence polyhedron that captures exact dependence information corresponding to \( e \). The dependence polyhedron is in the sum of the dimensionalities of the source and target iterations spaces, and the number of program parameters. At least one of the source and target accesses has to be a write.

For \( (i=0; i<\text{N}-1; i++) \):

For \( (j=1; j<\text{N}; j++) \):

\[
a[i]\[j\] = (a[\text{i+1}][j] + a[i][j] + a[i][j+1]) \times \text{N}/\text{nprocs}; \quad i<\text{N}, j<\text{N}
\]

**Figure 1.** Seidel-style code

For example, for the code in Figure 1, the dependence between the write at \( a[i][j] \) at \( \vec{s} = (t,i,j) \) and the read at \( \vec{t} = (t',i',j') \) is given by the dependence polyhedron, \( D_{ij}(\vec{s}, \vec{t}, \vec{p} \vec{1}) \), which is a conjunction of the following equalities and inequalities:

\[
0 \leq t \leq T-1, \quad 1 \leq i \leq N-3, \quad 1 \leq j \leq N-3
\]

3. Problem and Challenges

When compiling for shared memory, synchronization primitives take care of preserving data dependences when dependent iterations are mapped to different processors. Shared memory support provided by hardware takes care of transparently providing data that had been written to by one processor before a synchronization point, to another one after it. However, in case of distributed-memory systems, this movement of data has to be performed in software via communication over the interconnect.

**Unknown number of processors:** A number of difficulties arise due to the fact that the number of processes we are compiling for is not known at compile time, and has to be treated as a parameter. This is not an issue with shared-memory auto-parallelization. OpenMP support takes care of partitioning a parallel loop with a choice of strategies, and since no software data transfer is performed, the two steps of generation of parallel code (marking a loop as parallel) and that of distributing the parallel loop across processors are decoupled. No matter how the parallel iterations are scheduled across processors, the hardware would transparently guarantee visibility of correct data after synchronization points.

Generating code parametric in problem sizes and processors is also very important for portability. For proprietary software, a vendor may not be able provide binaries for each configuration of problem and system size, and a user would not be able to recompile for it.

Plugging in the number of processors as a parameter in the polyhedral representation does not help since it introduces non-linearity. For example, a simple loop of \( N \) iterations, when divided across \( n \) processors would lead to the following SPMD code (even if \( N \) to be a multiple of \( n \) below):

\[
\text{for } (i=\text{my_rank} \times n; i<=(\text{my_rank}+1) \times n/nprocs-1; i++)
\]

Thus, there is no turn-key approach to get polyhedral machinery to directly compute data accessed inside such a loop. In addition, the number and identity of communication partners as well as communication data may often depend on the total number of processors as well as other program symbols, actual values of which will only be known at runtime. These are hard problems and we provide a compile-time solution to these.

4. Distributed memory code generation

In this section, we describe all steps involved in obtaining communication code given the original program and a transformation or computation partitioning for it.

4.1 Dependences and communication

When code is partitioned across multiple processing elements, any communication required arises out of data dependences. Recall that there are primarily three types of data dependences: flow (Read-after-Write or RAW), anti (Write-after-Read or WAR), and output (Write-after-WRITE dependences). It is interesting to contrast the effect of these dependences when compiling for shared-memory versus for distributed-memory systems. Anti and output dependences merely exist because the same memory location is being reused. In case of shared memory auto-parallelization, anti and output dependences are still important — this is because when iterations that are dependent via such a dependence are mapped to different processors, owing to the same shared memory location they access, synchronization is needed. However, in case of distributed memory, each processor has its own address space. This coupled with the fact that there is no flow of data results in anti and output dependences neither leading to any communication nor any synchronization.

Note that our goal is to generate a distributed-memory program that preserves semantics of the original sequential program. Once the parallelized portion of the input code finishes execution, all results are to be available at a single process, say, the master process. Thus, even in the absence of any dependences, communication is needed to make sure that all results will have been gathered at the master process by the time all parallel processes have finished executing. We show that this communication code can be generated efficiently using output (WAW) dependences.

A loop that can be placed at any position and marked parallel has no dependence components along it, and is called an outer parallel or a communication-free parallel loop. Outer parallelism will require no communication except a gather of results at the master process. Wherever pure inner parallelism exists, i.e., communication cannot be avoided via transformation, generating efficient communication code is crucial. Note that inner parallelism, wavefront parallelism, and pipelined parallelism can all be converted into inner parallelism, i.e., one parallel loop followed by a synchronization call when running on shared memory, or communication code in case of distributed memory.
4.2 Computing communication sets

In the rest of this section, by tile we refer to the portion of computation under a given iteration of the parallel dimension, i.e., all dimensions surrounding it and including itself serve as parameters for the tile. It may or not have been obtained as a result of loop tiling. It is the smallest piece of computation for which we will define communication sets. It is important to note that constraints that describe a tile’s domain are affine at compile time. We classify communication data for a tile into two classes:

1. Writes to locations that are read at another process the next time the same loop is run in parallel, i.e., for another iteration of the surrounding (outer) sequential loop if any.

2. All results need to be available at a root node once parallelized computation has finished executing, i.e., final writes for all data spaces need to be aggregated.

We show that by computing two sets for each data variable, one for each of the above cases, one can determine all that has to be sent out from a process after it has finished executing a tile. We call these the flow-out set and the write-out set. Each of these sets can be a union of convex polyhedra. The integer points in these polyhedra yield actual data elements to be communicated.

Running example: We use the code in Figure 2 as an example to demonstrate all steps, showing results and code they yield at each step. This is a typical Jacobi-style stencil with time along the vertical axis and space along the horizontal. For simplicity, assume that all dimensions are tiled by a factor of 32. Tiling serves a number of purposes: reducing the frequency of communication, improving locality, and bounding buffer sizes.

Under a given iteration of the parallel dimension, i.e., all dimensions under a multi-dimensional affine function \( M \) while treating \( l \) outermost dimensions as parameters.

In the rest of this section, whenever we refer to a set, we mean a set of a tile is the set of all values that are written to in- and out of parallel loop if any. The chosen parameters are not projected out of the surrounding (outer) sequential loop if any.

Next, subtracting \( I_e \) from the set of all source dependence iterations in the tile yields those source dependence iterations whose writes are read outside the tile:

\[ O_e^{t} = \text{projection}_{out}(D^{T}, m_{S_{i}} + 1, m_{S_{j}}) \setminus I_e^{t} \]

Now, computing the image of the source write access function, \( M_{w} \), on \( O_e^{t} \) yields the flow-out set for this particular write access and dependence:

\[ F_{out}^{x} = \text{projection}_{p}(M_{w}^{S_{i}}; O_{e}^{t}, l) \]

Algorithm 1 computes the entire flow-set for a particular variable. Transformed dependence polyhedra and transformed index sets can be generated by taking the original ones and augmenting them with transformation functions that map old iterators to new ones, and then projecting out the old ones. This yields the dependence relation between iterations in the target space \( D_{w}^{T} \). Since anti and output dependencies are ignored, multiple copies of the same location may exist with different processors. However, when a later read to the same location happens, the correct written value would end up being transferred due to the presence of a flow edge between the write and the read.

4.2.2 Write-out set

The write-out set of a tile is the set of all those data elements to which the last write access across the entire iteration space is performed in the tile. We compute this by looking for any WAW edges leaving the tile. If they do, subtracting the sources of those edges from the set of all points written to in the tile in an iterative manner across all WAW deps leaves us with locations that have been “finalized”.

1: \( F_{out}^{x} = \emptyset \)
2: \( \text{for each } (M_{w}, S_{j}) \in S_{w} \text{ do} \)
3: \( \text{for each dependence } (S_{i} \rightarrow S_{j}) \in E \text{ do} \)
4: \( \text{if } e \text{ is of type RAW and source access of } e \text{ is } M_{w} \text{ then} \)
5: \( E_i = \{ t_{1}^{e} \cap t_{2}^{e} \cap t_{3}^{e} \cap \ldots \cap t_{l}^{e} \} \)
6: \( C_{e}^{t} = D_{w}^{T} \cap E_i \)
7: \( I_{e}^{t} = \text{projection}_{out}(C_{e}^{t}, m_{S_{i}} + 1, m_{S_{j}}) \)
8: \( O_{e}^{t} = \text{projection}_{out}(D_{w}^{T}, m_{S_{i}} + 1, m_{S_{j}}) \setminus I_{e}^{t} \)
9: \( F_{out}^{x} = F_{out}^{x} \cup \text{projection}_{p}(M_{w}^{S_{i}}; O_{e}^{t}, l) \)
10: \( \text{end if} \)
11: \( \text{end for} \)
12: \( \text{end for} \)

INPUT Depth of parallel loop: \( l \); set \( S_{w} \) of (write access, statement) pairs for variable \( x \)

OUTPUT \( F_{out}^{x} \)
by computation in the tile. A union has to be taken across all write accesses to a given variable in a tile. For edge $e$ associated with variable $x$, let:

- $M_x$, $M_t$: source and target write access functions respectively for edge $e$.
- $I_x^t$: iterations that write to locations that were written to inside the tile.
- $Q_x^t$: iterations outside the tile that will again write data to locations that were written to inside the tile, and
- $W$: write-out set due to a given write access, and
- $W_{out}^x$: write-out set for $x$.

Algorithm 2 computes the write-out set for a variable.

### Algorithm 2 Computing write-out set for variable $x$

**INPUT** Depth of parallel loop: $l$; set $S_w$ of (write access, statement) pairs for variable $x$  

1. $W_{out}^x = \emptyset$
2. for each $(M_w, S_i) \in S_w$ do
3. $W = I_p(M_w, I_x^t, l)$
4. for each dependence $e(S_i \rightarrow S_j) \in E$ do
5. if $e$ is of type WAW and source access of $e$ is $M_w$ then
6. Let $M_t$ be the target access of $e$
7. $I_x^t = \text{pad}(I_x^t, s_m, 1, m_S_j)$
8. $I_x^t = D_T^e \cap I_x^t$
9. $Q_x^t = \text{project} \, \text{out}(I_x^t, l + 1, m_S_j)$
10. $W = W \setminus I_p(M_t, Q_x^t, l)$
11. end if
12. end for
13. end for

**OUTPUT** $W_{out}^x$

4.2.3 Example

For the code in Figure 2, Figure 3 shows the flow-out set. It is obtained as a union of the following two polyhedra:

- $1 \leq i \leq T-2, \quad 1 \leq j \leq N-2$
- $32r_T + 30 \leq d_0 + d_1 \leq 32r_T + 31$
- $32t_T \leq d_0 \leq 32t_T + 31$
- $i = 32 \ast r_T + 31, \quad 1 \leq i \leq T-2$
- $1 \leq j \leq N-1, \quad 32T \leq d_0 + d_1 \leq 32T + 31$

The second one corresponds to the horizontal line, while the first to the two oblique lines. $d_0$ and $d_1$ will index the array dimensions in the copy-out code. Note that for simplicity, the above constraints are expressed in terms of source iterators. They are actually computed in the space of transformed iterators, i.e., in terms of $(t_1, t_2)$ where $t_1 = i, t_2 = i + j$, since tiling has been performed here after a skewing of the space dimension. As for the write-out set, all writes that occur in a tile here are last writes, and they all need to be sent out.

### 4.3 Packing and unpacking communication sets

With MPI, it is easy to transfer data from, and receive into, contiguous buffers. However, in nearly all cases, we require discontinuous data to be sent and copied back on the receiver side. Hence, after the above communication sets are computed, one has to, (1) pack data to be sent in a contiguous buffer, (2) map to communication library calls, (3) unpack data at receiver side, and (4) determine send and receive buffer sizes for allocation. We construct additional statements to add to the polyhedral representation of the source program for the copy-out, copy-back. The flow-out and write-out sets serve as the domains for the copy statements.

Reasonably tight upper bounds on send and receive buffer sizes can be determined from tile constraints; we do not present details on it here due to space constraints. Write-out sets are gathered at the master process – in our case, this can be chosen to be the MPI process with rank 0.

**A naive approach:** A naive approach that works is to send the flow-out set to all processors, i.e., each processor sends its flow-out set to all processors. This means that all of the data to be sent is sent, but not just to the processors that need them. Hence, a processor may receive more data than necessary, and a processor that need not receive any data may receive some; the latter is a matter of greater concern. However, this approach provides a very clean way to generate communication code. Two of MPI’s collectives, MPI Allgatherv (all-to-all broadcast) and MPI Gatherv perfectly fit. Allgather can be used to broadcast flow-out sets to all processors. The Gather call with process 0 as root is used to collect write-out sets.

### 5. Optimizing communication code

Recall that communication sets were defined per ‘tile’, for which we have affine constraints at compile time. This allowed us to use polyhedral machinery to compute them in the first place. Multiple such tiles may get mapped to a single physical processor and communication is done only after all of these tiles have been executed, for every iteration of immediately surrounding sequential loop, if any.

#### 5.1 Precise determination of communication partners

The naive scheme described in the previous section broadcasts flow-out sets to all processors. In cases, where we have inner parallelism, depending on communication latencies and bandwidth, this will likely lead to a bottleneck. Recall again that the problem in determining
communication partners was that the allocation of tiles to processors is not known at compile time. Consider the simple scenario when the number of communication partners itself depends on the total number of processors. Long dependences may traverse any number of processors. However, in many cases such as in the presence of uniform dependences, only near-neighbor communication is needed. Even in these cases, if iteration spaces are shaped peculiarly, one cannot predict near-neighbor communication just based on dependence distances. Hence, even for uniform dependences, the number and identity of communication partners cannot be determined at compile time.

We describe a solution below that achieves the following: the flow-out set is not sent to processors that do not need any value from this flow-out set. More precisely, we guarantee the following:

1. Every element in the flow-out set sent by a processor is needed by at least one other processor
2. Only processors that expect to receive at least one value from another processor receive the flow-out set

We define two functions as part of the output code for each data variable, \( x \), that can be a multidimensional array or a scalar. If \( t_1, \ldots, t_l \) is the set of sequential dimensions surrounding parallel dimension \( t_p \), the functions are:

1. \( \pi(t_1, t_2, \ldots, t_l, t_p) \): rank of processor that executes \( (t_1, t_2, \ldots, t_l, t_p) \)
2. \( \sigma_x(t_1, t_2, \ldots, t_l, t_p) \): set of processors that need the flow-out set for data variable \( x \) from the processor calling this function

Generating \( \pi \) and \( \sigma \): For \( \pi \) and \( \sigma \) functions, it is meant to be generated and added to output code. Constructing \( \pi \) is straightforward. It only requires the lower and upper bound expressions for \( t_p \), and the number of processors. \( \pi \) is also used in computing \( \sigma_x \) and \( \sigma_e \) can be expressed as follows.

\[
\sigma_x(t_1, t_2, \ldots, t_l, t_p) = \{ \pi(t_1', t_2', \ldots, t_l', t_p') \mid \exists e \in E \text{ on } x, \ D_{t_p}^\pi(t_1, \ldots, t_p, \ldots, t_1', \ldots, t_p', \ldots, p, 1) \}
\]

\( \sigma \) can be constructed as follows for each variable \( x \). For each relevant RAW dependence polyhedron in the transformed space, we eliminate all dimensions that are inner to \( t_p \). We then scan the dependence polyhedron to generate loops for the target iterators while treating source iterators as parameters, i.e., running the generated loop nest at run-time will enumerate all dependent tiles, \( (t_1', t_2', \ldots, t_l', t_p') \), given the coordinates of the source tile. However, our goal is not to enumerate dependent tiles, but to determine processors they are mapped to. Hence, \( \sigma \) makes use of \( \pi \) to aggregate a set of distinct values corresponding to processor ranks that the target tiles were mapped to. The overhead of evaluating \( \sigma \) at runtime is minimal since a call to it is only made once per all computation for a given \( t_p \).

Send-synchronous scheme: With \( \sigma \) and \( \pi \) functions, generating more accurate communication code for a parametric number of processors now becomes possible. Processes send out data to the set of processor ranks returned by \( \sigma \), and receivers are forced to receive them. The receivers will use received data in one or more future iterations. Hence, sends and receives are posted in a synchronous manner, relatively speaking. Non-blocking sends and receives are used so that simultaneous progress is made on all sends across all data variables when possible. We wait for their completion (MP1_WaitAll) and copy-back received data to the right place before the next iteration of the sequential loop outer to the parallel one starts. Communication code can now either be expressed with point-to-point sends and receives to processor ranks obtained from \( \sigma \).

An arbitrary allocation: A powerful feature of this scheme is that an arbitrary \( \pi \) function can be used. So far, we have only alluded to a block scheduling of the parallel loop. However, \( \pi \) can be generated to achieve a block-cyclic scheduling, or any other model-driven or even dynamic scheduling. In addition, it is easy to use a multidimensional \( \pi \) whenever we have more than one parallel dimension. Such mappings to higher dimensional processor spaces achieve better computation to communication ratios, for a given number of processors and problem size.

5.2 Transitivity in dependences

We know that dependences that lead to communication of flow-out sets are RAW dependences. If RAW dependences are transitivity covered by other dependences, one would end up communicating from several sources instead of just the last one, i.e., the one that writes last to the location as per the original program. We use a dependence tester that can compute such last writers or the exact data flow so that RAW dependence polyhedra do not contain any redundancy.

Interestingly, one observes the converse of the above effect when dealing with write-after-write sets. Note that transitivity can be eliminated from write-after-write dependences as well. A WAW dependence can be covered by other WAW dependences as well as through a combination of RAW and WAR dependences. If transitivity is eliminated for WAW dependences and with Algorithm 2 only looking at WAW deps, one would miss writes that happen outside the tile and to the same locations written to in a tile. This leads to a write-out set much larger than the actual one, often, almost the entire set of locations written to. Hence, Algorithm 2 will only be exact if all transitively covered WAW dependences are preserved. In summary, one has to rely on the right dependence testing and analysis techniques. ISL [16] provides functions to compute last writers as desired as part of its dependence testing interface and we use it.

In spite of the above, with our scheme, the amount of data communicated is not optimal when different parts of the flow-out set have different \( \sigma \), i.e., different lists of receiving processors. An optimal decomposition of flow-out sets if at all possible at compile time is left for future research.

5.3 Putting all communication code together

We compute domains, schedules for the additional copy-out, copy-back, and communication statements, and they have all components in the polyhedral representation just like the original compute statements. The new program comprising these added statements is given to the code generator, to generate final code in one pass.

Implementation: Our framework is implemented as part of the publicly available source-to-source polyhedral tool chain, Clan [7], ISL [16], Pluto [26], and Cloog-isl [11] are used to perform polyhedral extraction, dependence testing, automatic transformation, and code generation, respectively. The Pluto scheduling algorithm [8, 9] is first used to determine a parallelization transformation, i.e., a computation partitioning. To implement polyhedral operations for all computations in Section 4 and Section 5, Polylib [27] was used. A powerful feature of our framework is that it will work with any other algorithm for transformation and detection of parallelism. As a result of using the polyhedral representation as both the input and output of our scheme, code can be generated after any sequence of valid transformations have been applied. Nothing prevents our communication code generation scheme to be used in a system that specifies data and computation distributions in a different way as long as these mappings can be expressed as affine functions.

Data distribution free: The distributed memory parallelization tool chain as described above is computation driven. Data moves from processor to another in a manner completely determined by the computation partitioning and data dependences. An initial data distribution can be specified, but it would only affect communication at the start. There exists no owning processor for data. However, last write communication can be modified easily to gather last writes at the right processors based on a user-supplied distribution. At the moment, no pragmas, directives, or distributions are provided to our system, i.e., it is fully automatic. Also, generated code is SPMD. We choose to gather all results at process ‘0’ only to provide exactly the same behavior as the unmodified sequential input program.
5.4 Data allocation

We do not address the issue of data allocation in this paper. We assume that each processor has the entire data space for a variable before it starts executing the portion of the program that was parallelized. It would however only work on portions of the data space it needs to – based on the computation partitioning. Though this is a problem on a very large distributed memory machine, it is not a limitation of the code generation scheme itself, i.e., the problem can easily be addressed in an incremental manner. Keeping a view of the entire space was a natural first choice since our input is an unmodified sequential program. [31] is a recent work that addresses this issue while performing distributed memory parallelization for restricted input, those with uniform dependences. We plan to incorporate such a scheme in the future.

5.5 Improvement over previous schemes

In this section, we describe in detail how our scheme improves over existing ones for communication code generation. We consider three past works that subsume others in the literature. These are that of Amarasinghe and Lam [2], Adve and Mellor-Crummey [1], and Classen and Griebl [10]. The above schemes have the following limitations that we have overcome partly or fully:

1. All three approaches used a virtual processor to physical processor mapping to deal with symbolic problem sizes and number of processors. Communication finally occurs between virtual processors that do not map to the same physical processor. In spite of this, if multiple receiving virtual processors map to the same physical processor and data being sent to two or more of these is not disjoint, the receiving physical processor ends up receiving necessary data multiple times. For example, if a virtual processor $V_i$ is mapped to physical processor $P_i$ and two other virtual processors $V_{j1}$ and $V_{j2}$ are both mapped to physical processor $P_j$ ($P_i \neq P_j$), and $V_i(P_i)$ sends the same data or a large portion of the same data to both $V_{j1}(P_j)$ and $V_{j2}(P_j)$. Avoiding it is not trivial since one has to look for commonality in data being sent out across a set of receiving virtual processors as well as determine the list of receivers – these are only known at runtime if the number of processors and problem sizes are parametric. The sigma function-based solution presented in this section provided an efficient solution to this problem.

2. [2, 1] determine communication sets by directly looking at read and write accesses as opposed to data dependences. Communication is only needed between the last write before a read and the read, and algorithms presented in those works do not appear to consider this issue. Since our approach relies on dependences, this requirement is easily captured in the lastwriter property of flow dependences.

Note that the second limitation also compounds redundancy created due to the first. Not eliminating transitive relations leads to more one-to-many patterns and such one-to-many patterns that in turn leads to greater redundant communication with a simple virtual to physical processor model. The approach of Classen and Griebl [10] does not suffer from the second limitation since it is based on dependences like ours. However, their work was preliminary and conceptual, and reported very limited implementation and experimental evaluation. Communication polytopes are constructed for each flow dependence, and so communication code is generated dependence-wise. Since communication sets for multiple dependences may often refer to the same values, a new source of redundant communication is added.

6. Experimental evaluation

Setup: We conducted experiments on a 32-node InfiniBand cluster of dual-SMP Xeon servers. Each node comprises two quad-core Intel Xeon EP5430 2.66 GHz processors with a 12 MB L2 cache and 16 GB of main memory. The InfiniBand host adapter is a Mellanox MT25204. All run Linux 2.6.18 64-bit. MVAPICH2-1.4 [25] (MPI over InfiniBand) is the MPI implementation used. On this cluster, it provides a point-to-point latency of 3.36 µs, unidirectional and bidirectional bandwidths of 1.5 GB/s and 2.56 GB/s respectively. All codes were compiled with Intel C/C++ compiler (ICC) version 11.1 with option -fast (implies ‘-O3 -ipo -static’ on 64-bit Linux). Portland Group’s compiler pghpf 12.1 (with -O4 -Mmpi) was used where a comparison with HPF was performed – it was the only publicly available HPF compiler we could find.

Input sequential code without any modification is taken in by our system and compilable MPI code is generated fully automatically in all cases. The entire code framework runs fast and the increase in source-to-source transformation time due to distributed memory compilation is less than 1.5s in all cases. We thus did not pay particular attention to optimize compilation time at this point.

Benchmarks: We evaluate performance on selected commonly used routines and applications from dense linear algebra and stencil computations. All of these can be found in the Polybench suite [30]. Heat-2D is available with the Pochoir suite [29]. All computations use double-precision floating point operations. Problem sizes used are given in Table 1. All results are with strong scaling.

Comparison: Regarding experimental comparison with previous approaches, we were unable to find a publicly available system that could perform such code generation. A number of techniques from the literature only a address part of the problem, and rebuilding an end-to-end system with them is infeasible. We believe that the detailed discussion provided in Section 5.5 and related work demonstrates our contributions. Comparison is thus provided with manually parallelized MPI versions of these codes, and with HPF where possible.

Though each node has eight cores and our tool is able to generate MPI+OpenMP code, in order to focus on the distributed-memory part, we run only one OpenMP thread per process, and one MPI process per node. In these figures, our-omp refers to our tool with the optimization described in Section 5. our-allgather refers to the basic all-to-all broadcast-based communication scheme described in Section 4.3. manual-mpi refers to hand-parallelized MPI version of the code we developed. seq refers to original code compiled with icc with flags mentioned earlier.

For the first four codes that exhibit outer parallelism, the only communication that occurs is that of write-out sets. We see close to ideal speedup for these. Results with our-allgather and manual-mpi are not shown since they would yield the same performance. Due to all of these codes involving non-rectangular iteration spaces, manual parallelization still involves significant effort. pghpf was unable to correctly compile HPF versions of these – further experimentation revealed that non-rectangularity was the most likely cause.

Figure 4 show GFLOPs performance and scalability on the cluster for codes that do incur flow-out communication as well. All axes are on a logarithmic scale. Table 2 shows the actual execution times and reports speedup factors. For seidel, the original loop nest has no parallel loops. Our approach includes automatic application of such a transformation and then performing distributed memory code generation. With approaches such as HPF, this code cannot be parallelized unless the programmer manually transforms it first before providing additional directives. Performing manual MPI parallelization for it is extremely cumbersome, even without tiling the time loop.

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Problem size</th>
</tr>
</thead>
<tbody>
<tr>
<td>strmm</td>
<td>10000</td>
</tr>
<tr>
<td>tmm</td>
<td>8000</td>
</tr>
<tr>
<td>dsysr2k</td>
<td>4096</td>
</tr>
<tr>
<td>covcol</td>
<td>$N = 8192$</td>
</tr>
<tr>
<td>seidel</td>
<td>$N = 10000$, $T = 600$</td>
</tr>
<tr>
<td>jac-2d</td>
<td>$N = 10000$, $T = 1000$</td>
</tr>
<tr>
<td>ffdtd-2d</td>
<td>$N = 6000$, $T = 256$</td>
</tr>
<tr>
<td>2d-heat</td>
<td>$N = 10000$, $T = 1000$</td>
</tr>
</tbody>
</table>

Table 1. Problem sizes used
As can be seen, automatically generated code performs much better as a result of it being fully tiled (both space and time dimensions) which in turn leads to better locality and a reduced frequency of communication. It realizes a pipelined parallelization of 3-d tiles. The same is also true for `jac-2d` as well as `fdtd-2d`, improved locality and reduced frequency of communication leads to a better solution. This explanation is also supported by the fact that ‘manual-mpi’ exhibits super-ideal improvement when going from 16 to 32 processors (for `fdtd-2d`), and in general performs relatively better with higher number of processors – a decrease in working set size hides poor locality for ‘manual-mpi’. Manually parallelized code for `jac-2d` performs significantly poorer due to lesser computation per communication call when compared to `fdtd-2d` for example. Our code shows uniformly good scalability throughout. Being able to perform distributed memory code generation in conjunction with complex transformations is thus a key strength of our tool.

Figure 5 shows the split between compute time and other overhead, i.e., time spent in communication and in packing to and unpacking from communication buffers. Results from our fully optimized codes (‘our-commopt’) were used for this plot.

7. Related work

Several attempts have been made at achieving distributed memory parallelization. Most works [4, 2, 3, 5, 14] addressed the problem in a limited way with the following limitations: (1) applicable to restricted input such as perfectly nested loops with uniform dependences, (2) address only a few steps of the actual parallelization and code gener-
Baskaran et al. [6] presented a compiler-assisted dynamic scheduling scheme that constructs and schedules the inter-tile dependence graph on a multicore. Our communication code optimization scheme in Section 5.1 can be viewed as a compiler-assisted scheme to determine communication partners at runtime. Kim et al. [18] present automatic pipelined parallelization for distributed memory with speculation. Their scheme is completely orthogonal to ours in the kind of codes it is applicable to and beneficial for, and the way parallelism is extracted. The RSTREAM compiler provides some support for distributed memory execution [22]. However, due to its reliance on PGAS as its target instead of a message passing one, it does not have to deal with communication code generation. One would expect this to result in higher communication overhead – a comparison would have nevertheless been interesting if it was available.

8. Conclusions

We presented techniques and optimizations for translation of sequential affine loop nests to code suitable for execution on distributed-memory parallel architectures. Communication code generation and optimizations to minimize associated overhead were the key problems addressed. The scheme we proposed constructs communication sets while completely relying on data dependencies. Helper routines generated by the compiler by scanning dependence relations and evaluation of those routines at runtime provided an efficient way to determine communication partners in the presence of symbolic problem sizes or number of processors, and for arbitrary allocations. These techniques were developed within a polyhedral abstraction of the input program allowing sequences of complex transformations to be automatically applied before code is generated. We have implemented them in a source-to-source transformation tool for an end-to-end fully automatic application. Experiments conducted on a 32-node InfiniBand cluster demonstrated good results.

Given how difficult manual parallelization for distributed memory is, we believe our tool will be very useful. Directly targeting a widely implemented message-passing communication backend like MPI makes our system very portable and in a position to transparently benefit from advances in message passing hardware and software. It will be publicly available shortly.

References


Figure 5. Breakdown of compute, communication, and pack/unpack times while running code generated by our scheme on 4 and 32 processors.

<table>
<thead>
<tr>
<th>data set</th>
<th>compute</th>
<th>pack</th>
<th>unpack</th>
</tr>
</thead>
<tbody>
<tr>
<td>tm</td>
<td>0.02</td>
<td>0.01</td>
<td>0.07</td>
</tr>
<tr>
<td>stmm</td>
<td>0.01</td>
<td>0.02</td>
<td>0.03</td>
</tr>
<tr>
<td>day2k</td>
<td>0.04</td>
<td>0.03</td>
<td>0.02</td>
</tr>
<tr>
<td>caesar</td>
<td>0.03</td>
<td>0.02</td>
<td>0.05</td>
</tr>
<tr>
<td>matrix</td>
<td>0.06</td>
<td>0.04</td>
<td>0.08</td>
</tr>
<tr>
<td>dense</td>
<td>0.08</td>
<td>0.06</td>
<td>0.04</td>
</tr>
</tbody>
</table>

- Figure 5: Breakdown of compute, communication, and pack/unpack times while running code generated by our scheme on 4 and 32 processors.


if ((N >= 3) & (T > = 1)) {
    for (t1 = 1; t1 <= floor(N+T-4,32); t1++) {
        dist = max(ceil(t1/2), ceil(32+t1-T+1,32)); 
        ahb_list = min(min(floor(N+T-3,32), floor(32*t1+N+29,64))); t1;
        poly_loop ( ahb_list , _ahb_list , nprocs, my_rank, &my_start, &my_end);
        lb1=my_start; ub1=my_end;
        #pragma omp parallel for shared(t1,t2,lb1,ub1) private (uvb,lvb,t3,t5,t6,t7,t8)
        for (t3=lb1; t3 <= ub1; t3++) {
            dist = max(ceil(t3/2), ceil(32+t3-T+1,32));
            ahb_list = min(min(floor(N+T-3,32), floor(32*t3+N+29,64))); t3;
            poly_loop ( ahb_list , _ahb_list , nprocs, my_rank, &my_start, &my_end);
            #pragma omp parallel for shared(t1,t2,lb1,ub1) private (uvb,lvb,t3,t5,t6,t7,t8)
            for (t5=max(ceil(t5/2), ceil(32+t5-T+1,32)); t5 <= ub5; t5++) {
                dist = max(ceil(t5/2), ceil(32+t5-T+1,32));
                ahb_list = min(min(floor(N+T-3,32), floor(32*t5+N+29,64))); t5;
                poly_loop ( ahb_list , _ahb_list , nprocs, my_rank, &my_start, &my_end);
            }
        }
    }
}

Figure 6. Automatically generated MPI code for 2-d seidel-style stencil

10